



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office.
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/466,180	12/17/1999	DONALD F. CAMERON	219.373373X0	9860

7590 02/26/2003

ANTONELLI TERRY STOUT & KRAUS LLP
1300 NORTH SEVENTEENTH STREET
SUITE 1800
ARLINGTON, VA 22209

EXAMINER

TRAN, DENISE

ART UNIT

PAPER NUMBER

2186

DATE MAILED: 02/26/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	09/466,180	CAMERON ET AL.	
	Examiner Denise Tran	Art Unit 2186	
<i>-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --</i>			
Period for Reply			
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.			
<ul style="list-style-type: none"> - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). 			
Status			
1) <input checked="" type="checkbox"/> Responsive to communication(s) filed on <u>23 April 2002 and 16 January 2003</u> .			
2a) <input checked="" type="checkbox"/> This action is FINAL . 2b) <input type="checkbox"/> This action is non-final.			
3) <input type="checkbox"/> Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.			
Disposition of Claims			
4) <input checked="" type="checkbox"/> Claim(s) <u>1-30</u> is/are pending in the application.			
4a) Of the above claim(s) _____ is/are withdrawn from consideration.			
5) <input type="checkbox"/> Claim(s) _____ is/are allowed.			
6) <input checked="" type="checkbox"/> Claim(s) <u>1-4,8-12,15-18,21-23 and 26-28</u> is/are rejected.			
7) <input type="checkbox"/> Claim(s) <u>5-7,13,14,19,20,24,25,29 and 30</u> is/are objected to.			
8) <input type="checkbox"/> Claim(s) _____ are subject to restriction and/or election requirement.			
Application Papers			
9) <input type="checkbox"/> The specification is objected to by the Examiner.			
10) <input checked="" type="checkbox"/> The drawing(s) filed on _____ is/are: a) <input checked="" type="checkbox"/> accepted or b) <input type="checkbox"/> objected to by the Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).			
11) <input type="checkbox"/> The proposed drawing correction filed on _____ is: a) <input type="checkbox"/> approved b) <input type="checkbox"/> disapproved by the Examiner.			
If approved, corrected drawings are required in reply to this Office action.			
12) <input type="checkbox"/> The oath or declaration is objected to by the Examiner.			
Priority under 35 U.S.C. §§ 119 and 120			
13) <input type="checkbox"/> Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).			
a) <input type="checkbox"/> All b) <input type="checkbox"/> Some * c) <input type="checkbox"/> None of:			
1. <input type="checkbox"/> Certified copies of the priority documents have been received.			
2. <input type="checkbox"/> Certified copies of the priority documents have been received in Application No. _____.			
3. <input type="checkbox"/> Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).			
* See the attached detailed Office action for a list of the certified copies not received.			
14) <input type="checkbox"/> Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).			
a) <input type="checkbox"/> The translation of the foreign language provisional application has been received.			
15) <input type="checkbox"/> Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.			
Attachment(s)			
1) <input type="checkbox"/> Notice of References Cited (PTO-892)		4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____.	
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)		5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)	
3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) 4.		6) <input type="checkbox"/> Other: _____.	

FINAL ACTION

1. The applicant's amendment filed 04/23/02 has been considered. Claims 1-20 and newly added claims 21-30 are presented for examination.
2. The objection to the disclosure is **withdrawn** due to the applicant's amendment.
3. Claims 5-7, 13-14, 19-20, 24-25, and 29-30 are objected to as being dependent upon rejected base claims.
4. The rejections under 35 U.S.C. 112, second paragraph, with respect to claim 16-20 are **withdrawn** due to the applicant's amendment
5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
6. Claims 16-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Horstmann et al., U.S. Patent No. 6,125,433, (hereinafter Horstmann), in view of Watkins, U.S. Patent No. 5,937,436.

As per claim 16, Horstmann shows the invention substantially as claimed, an apparatus, comprising: a storage device which stores translation table entries for virtual to physical address translations (e.g., col. 3, lines 54-60), and a mechanism which flushes individual translation table entry stored in the storage device in accordance with a corresponding translation cacheable flag (i.e., valid bit) (e.g. col. 4, lines 30-34, col. 11, lines 25-35) included in the individual translation table entry (e.g., fig. 6, VB=0; col. 7, lines 6-8; col. 11, lines 34-36).

Horstmann does not explicitly show the use of protection in the translation table entries. Watkins (e.g., col. 4, lines 41-45; col. 7, lines 55-64) shows the use of protection translation table entries. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have protection bits of Watkins into the translation table entries of Horstmann because it would provide protection of read only memory pages, thereby increasing data security from unwanted writing.

As per claim 17, Horstmann shows wherein the storage device corresponds to an internal cache for storing the translation table entries (e.g., col. 3, lines 54-60). Horstmann does not explicitly show the use of protection in the translation table entries. Watkins (e.g., col. 4, lines 41-45; col. 7, lines 55-64) shows the use of protection translation table entries. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have protection bits of Watkins into the translation table entries of Horstmann because it would provide protection of read only memory pages, thereby increasing data security from unwanted writing.

7. Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Horstmann et al., U.S. Patent No. 6,125,433, (hereinafter Horstmann), in view of Watkins, U.S. Patent No. 5,937,436; and further in view of Futral, U.S. Patent No. 6,112,263.

As per claim 18, Horstmann shows wherein each of the translation table entries represents translation of a single page of a memory (e.g., col. 1, lines 56-60; col. 2, lines 8-14; col. 3, lines 65-67). Horstmann does not explicitly show the use of protection in the translation table entries and a host memory. Watkins (e.g., col. 4, lines 41-45; col. 7, lines 55-64) shows the use of protection translation table entries and a workstation (e.g. figure 2A, element 200) comprising a main memory (e.g. figure 2A, element 220), a workstation fabric adapter (e.g. figure 2A, element 260k). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Watkins into the system of Horstmann because it would provide protection of read only memory pages, thereby increasing data security from unwanted writing. Watkins and Horstmann do not explicitly show the use of a host memory. Futral shows the use of a host comprising a host memory (e.g. col. 1, lines 37- 45; col. 7, lines 47- 55; figure 2a, el. 212 comprising el. 230). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Futral with Watkins and Horstmann because it would provide a main computer having a memory storing its data in a system connected by a communication link; and provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28).

8. Claims 1-4, 8-12, 15, 21-23, and 26-28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Watkins (5,937,436), in view of Horstmann et al., U.S. Patent No. 6,125,433, (hereinafter Horstmann), and further in view of Futral, U.S. Patent No. 6,112,263.

As per claim 1, Watkins shows of the invention substantially as claimed, a workstation (e.g., fig.2A, el. 200, col. 3, line 34) coupled to a switched fabric (e.g., fig.3, an ATM Switch and network; col. 3, lines 14-18), comprising:

a processor (e.g. figure 2A, element 210);

a main memory coupled to the processor (e.g. figure 2A, element 220); and

a workstation fabric adapter (e.g. figure 2A, element 260K) coupled to the processor and provided to interface with the switched fabric (e.g., fig.3, an ATM Switch and network; col. 3, lines 14-18), which caches (i.e., frequently used data values being duplicated for quick access) selected translation and protection table (TPT) entries from the memory for a data transaction (e.g., figure 4, element 450 and col. 2, lines 14-18; col. 1, lines 54-65; col. 6, lines 5-14; col. 6, lines 49-65 and col. 7, lines 60-65), and flushes individual cached translation and protection table (TPT) entry (e.g. col. 2, lines 19-22, col. 9, lines 13-15 and 65).

Watkins does not explicitly show the use of flushing in accordance with a translation cacheable flag. Horstmann shows the use of flushing individual table entry in accordance with a corresponding translation cacheable flag (i.e., valid bit) (e.g. col. 4, lines 30-34, col. 11, lines 25-35). It would have been obvious to one of ordinary skill in

the art at the time the invention was made to apply the teaching of Horstmann with Watkins because it would increase translation speed by limiting number of reloading currently used data, reduce chip area for fabrication, support efficient operation as taught by Horstmann, col. 4, lines 43-49; and provide for efficient operation of the translation entries by making sure there is room in the translation table for new addresses.

Watkins and Horstmann do not explicitly show the use of the workstation being a host and having one or more fabric-attached I/O controllers. Futral shows the use of a host (e.g. col. 1, lines 37- 45; col. 7, lines 47- 55; figure 2a, el. 212) and fabric-attached I/O controllers (e.g. fig. 2a, el. 218; col. 6, lines 28-29). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of the host of Futral with Watkins and Horstmann because it would provide a main computer in a system connected by a communication link; and provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching fabric-attached I/O controllers of Futral with Watkins and Horstmann because it would provide circuits for controlling I/O devices and freeing the host's time for other work; and increase system scalability and availability, thereby allowing more users to be supported as taught by Futral col. 1, lines 32-45.

As per claim 2, Watkins shows the use of the adapter comprises an internal cache memory (i.e., a memory in which frequently used data values being duplicated for

quick access) for storing a set of translation and protection table entries from the memory (e.g., figure 4, element 450 and col. 2, lines 14-22; col. 1, lines 54-68; col. 6, lines 3-14; col. 6, lines 49-65 and col. 7, lines 60-65). Watkins and Horstmann do not explicitly show the use of the workstation being a host. Futral shows the use of a host (e.g. col. 1, lines 37- 45; col. 7, lines 47- 55; figure 2a, el. 212). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Futral with Watkins and Horstmann because it would provide a main computer in a system connected by a communication link; and provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28.

As per claim 3, Watkins shows the use of each of the selected translation and protection table entries as a page of the main memory (e.g. col. 3, lines 28-33 and col. 6, lines 55-60). Watkins and Horstmann do not explicitly show the use of the workstation being a host. Futral shows the use of a host (e.g. col. 1, lines 37- 45; col. 7, lines 47- 55; figure 2a, el. 212). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Futral with Watkins and Horstmann because it would provide a main computer in a system connected by a communication link; and provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28.

As per claim 4, Watkins shows the use of the adapter is provided to perform virtual to physical address translations and validate access to the memory using the

selected translation and protection table entries (e.g. col. 2, lines 14-22 and col. 6, lines 43-65 and figure 5, col. 7, line 5, lines 59-63 and col. 1, lines 64-68). Watkins and Horstmann do not explicitly show the use of the workstation being a host. Futral shows the use of a host (e.g. col. 1, lines 37- 45; col. 7, lines 47- 55; figure 2a, el. 212). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Futral with Watkins and Horstmann because it would provide a main computer in a system connected by a communication; and provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28.

As per claim 8, Watkins shows the use of the adapter flushing of a table entry by software (e.g., col. 7, lines 26-27 and col. 10, lines 26-28). Watkins does not specifically show the use of an operating system including driver software to set the status of the translation cacheable flag per translation and protection table entry for enabling flushing individual cached translation and protection table entry from the internal cache. Horstmann shows an operating system (e.g., col. 1, lines 16-19); and software of the operating system setting the status of the translation cacheable flag per translation and protection table entry for enabling flushing individual cached translation and protection table entry from the internal cache (e.g., col. 11, lines 25-35 and col. 10, lines 1-12). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of the operating system of Horstmann into the system of Watkins because it would provide efficiently supporting overall control of many concurrent processes running within the system, supervising the allocation and usage of

system hardware resources such as setting the status of the translation cacheable flag per translation and protection table entry for enabling flushing individual cached translation and protection table entry from the internal cache as taught by Horstmann, col.1, lines 41-55 and col. 11, lines 25-35; thereby it would increase translation speed by limiting number of reloading currently used data, reduce chip area for fabrication, supports efficient operation as taught by Horstmann, col. 4, lines 43-49; and provide for efficient operation of the translation entries by making sure there is room in the translation table for new addresses.

Watkins, Horstmann, and Futral do not specifically show the use of a driver to run an adapter. "Official Notice" is taken that both the concept and the advantages of having a drive is well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time the invention was made to include a driver for the adapter to the combined system of Watkins, Horstmann, and Futral because it would allow the operating system to communicate with the internal components to update, complete transactions with and control a variety of I/O interfaces, such as network interface.

As per claim 9, Watkins shows a network (e.g., ATM network col. 3, lines 10-20), comprising:

a switched fabric (e.g. figure 3, an ATM switch and network and col. 3, lines 10-20); and

a workstation (e.g. figure 2A, element 200) comprising a main memory (e.g. figure 2A, element 220), a workstation fabric adapter (e.g. figure 2A, element 260k) which caches (i.e., frequently used data values being duplicated for quick access) selected translation and protection table (TPT) entries from the main memory (e.g., figure 4, element 450 and col.1, lines 54-65; col. 2, lines 14-22; col. 6, lines 5-10; col. 6, lines 49-65 and col. 7, lines 60-65), and which flushes individual cached translation and protection table (TPT) entry (e.g. col. 2, lines 19-22, col. 6, lines 9-13 and col. 9, lines 9-65).

Watkins does not explicitly show the use of flushing in accordance with a translation cacheable flag and an operating system. Horstmann shows the use of flushing individual table entry in accordance with a corresponding translation cacheable flag (i.e., valid bit) (e.g. col. 4, lines 30-34, col. 11, lines 25-35) and the use of operating system (e.g., col. 1, lines 17-19 and col. 1, lines 49-55). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching the corresponding translation cacheable flag of Horstmann into the system of Watkins because it would increase translation speed from limiting number of reloading currently used data, reduce chip area for fabrication, and supports efficient operation as taught by Horstmann, col. 4, lines 43-49. Also, It would have been obvious to one of ordinary skill in the art at the time the invention was made to have apply the teaching operating system of Horstmann into the system of Watkins because it would provide the overall control of many concurrent processes running within the system, supervising the allocation and usage of system hardware resources, scheduling operations and

preventing interference between different programs as teaching in Horstmann col.1, lines 39-55.

Watkins and Horstmann do not explicitly show the use of the workstation being a host and having one or more fabric-attached I/O controllers. Futral shows the use of a host (e.g. col. 1, lines 37- 45; col. 7, lines 47- 55; figure 1, el. 212), fabric-attached I/O controllers (e.g. fig. 1, el. 218; col. 6, lines 28-29). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching the host of Futral with Watkins and Horstmann because it would provide a main computer in a system connected by a communication link and provide many concurrent processes running within the system in controlled and secure manner as teaching by Futral col. 2, lines 49-51 and col. 2, lines 25-28). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching the fabric-attached I/O controllers of Futral with Watkins and Horstmann because it would provide circuits for controlling I/O devices and freeing the host's time for other work; and increase system scalability, availability, thereby allow more users to be support as taught by Futral col. 1, lines 32-45.

As per claim 10, Watkins shows the use of the adapter comprises an internal cache memory (i.e., a memory in which frequently used data values being duplicated for quick access) for storing a set of translation and protection table entries from the memory (e.g., figure 4, element 450 and col. 2, lines 14-22; col. 1, lines 54-68; col. 6, lines 3-14; col. 6, lines 49-65 and col. 7, lines 60-65). Watkins and Horstmann do not explicitly show the use of the workstation being a host. Futral shows the use of a host

(e.g. col. 1, lines 37- 45; col. 7, lines 47- 55; figure 2a, el. 212). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Futral with Watkins and Horstmann because it would provide a main computer in a system connected by a communication link and provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28.

As per claim 11, Watkins shows the use of each of the selected translation and protection table entries as a page of the main memory (e.g. col. 3, lines 28-33 and col. 6, lines 55-60). Watkins and Horstmann do not explicitly show the use of the workstation being a host. Futral shows the use of a host (e.g. col. 1, lines 37- 45; col. 7, lines 47- 55; figure 2a, el. 212). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Futral with Watkins and Horstmann because it would provide a main computer in a system connected by a communication link and provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28.

As per claim 12, Watkins shows the use of the adapter is provided to perform virtual to physical address translations and validate access to the memory using the selected translation and protection table entries (e.g. col. 2, lines 14-22 and col. 6, lines 43-65 and figure 5, col. 7, line 5, lines 59-63 and col. 1, lines 64-68). Watkins and Horstmann do not explicitly show the use of the workstation being a host. Futral shows the use of a host (e.g. col. 1, lines 37- 45; col. 7, lines 47- 55; figure 2a, el. 212). It

would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Futral with Watkins and Horstmann because it would provide a main computer in a system connected by a communication link, provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28.

As per claim 15, Watkins shows wherein the adapter flushing a cached translation and protection table entry from the internal cache (e.g. col. 2, lines 19-22, col. 6, lines 9-13 and col. 9, lines 9-65). Watkins does not explicitly show flushing a designate cache when the translation cacheable flag of the designated cache table entry indicated a first logic state and maintained the designated table entry for future re-used when the flag of the designated table entry indicated a second logic opposite of the first logic state. Horstmann shows the use of flushing a designate cache when the translation cacheable flag (e.g., valid bit) of the designated cache table entry indicated a first logic state and maintain the designated table entry for future re-used when the flag of the designated table entry indicated a second logic opposite of the first logic state (e.g. col. 4, lines 30-34, col. 11, lines 25-35). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Horstmann with Watkins because it would increase translation speed from limiting a number of reloading currently used data, reduced chip area for fabrication, and supports efficient operation as taught by Horstmann, col. 4, lines 43-49; and provide for efficient operation of the translation entries by making sure there is room in the translation table for new addresses. Watkins and Horstmann do not explicitly show the use of the

workstation being a host. Futral shows the use of a host (e.g. col. 1, lines 37- 45; col. 7, lines 47- 55; figure 2a, el. 212). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Futral with Watkins and Horstmann because it would provide a main computer in a system connected by a communication link; and provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28.

As per claims 26 and 21, Watkins shows the use of the adapter (e.g., fig. 2A, element 260K) in a system provided to interface a switched fabric (e.g., fig. 3, an ATM Switch and network; col. 3, lines 14-18), comprising: a cache memory (i.e., a memory in which frequently used data values being duplicated for quick access) for storing a set of translation and protection table entries from the memory (e.g., figure 4, element 450 and col. 2, lines 14-22; col. 1, lines 54-68; col. 6, lines 3-14; col. 6, lines 49-65 and col. 7, lines 60-65) for virtual to physical address translations and access validation to the memory during I/O (e.g. col. 2, lines 14-22 and col. 6, lines 43-65 and figure 5, col. 7, line 5, lines 59-63 and col. 1, lines 64-68), each of the TPT entries corresponds to a memory portion of the memory (e.g. col. 2, lines 14-22 and col. 1, lines 64-68; col. 3, lines 28-33 and col. 6, lines 55-60) and comprises at least a translation cacheable flag (e.g., col. 6, lines 5-45; col. 8, lines 24-45); and a mechanism to determine a status of the translation cacheable flag of one or more selected TPT entries stored in the cache of the adapter (e.g., col. 6, lines 5-45; col. 8, lines 24-45). Watkins does not explicitly show discarding the one or more selected TPT entries from the cache based on the

status of the translation cacheable flag or checking a status of the translation cacheable flag to determine whether to discard one or more selected TPT entries from the cache of the adapter. Horstmann shows the use of discarding the one or more selected table entries from the cache based on the status of the translation cacheable flag or using a status of the translation cacheable flag to determine whether to discard one or more selected table entries from the cache of the adapter (e.g., col. 11, lines 25-35; col. 10, lines 1-15). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Horstmann with Watkins because it would increase translation speed from limiting a number of reloading currently used data, reduced chip area for fabrication, and supports efficient operation as taught by Horstmann, col. 4, lines 43-49. Watkins and Horstmann do not explicitly show the use of host. Futral shows the use of host (e.g. col. 1, lines 37- 45; col. 7, lines 47- 55; figure 2a, el. 212, 230). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Futral with Watkins and Horstmann because it would provide a main computer in a system connected by a communication link; and provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28.

As per claims 22 and 27, Watkins teaches the use of the adapter and TPT entry as discussed above. Watkins does not explicitly show the use an operating system to set the status of the translation cacheable flag per TPT entry for enabling to discard individual TPT entries from the cache. Horstmann shows the use of an operating

system to set the status of the translation cacheable flag per table entry for enabling to discard individual table entries from the cache (e.g. col. 11, lines 25; col. 1, lines 17-19 and col. 1, lines 49-55; col. 10, lines 1-12). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Horstmann into the system of Watkins because it would increase translation speed from limiting number of reloading currently used data, reduce chip area for fabrication, and supports efficient operation as taught by Horstmann, col. 4, lines 43-49.

As per claim 23-28, Watkins shows the use of each of the selected translation and protection table entries represents translation of a single page of the main memory (e.g. col. 3, lines 28-33 and col. 6, lines 55-60). Watkins and Horstmann do not explicitly show the use of host. Futral shows the use of host (e.g. col. 1, lines 37- 45; col. 7, lines 47- 55; figure 2a, el. 212, 230). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Futral with Watkins and Horstmann because it would provide a main computer in a system connected by a communication link; and provide many concurrent processes running within the system to be controlled and a secure manner as taught by Futral col. 2, lines 49-51 and col. 2, lines 25-28.

9. Applicant's arguments filed 04/23/02 have been fully considered but they are not persuasive.

10. In the remarks, the applicant argued with respect to claims 16-18, 1-4, 8-12, and 15, that Horstmann does not disclose the use of a corresponding translation cacheable flag within an individual translation and protection table (TPT) entry in order **to flush the individual TPT entry in accordance with the corresponding translation cacheable flag as defined in claims 16-17.**

In response to the applicant's argument that the combination of Horstmann and Watkins, not individually, teaches the use of a corresponding translation cacheable flag within an individual translation and protection table (TPT) entry in order to flush the individual TPT entry in accordance with the corresponding translation cacheable flag as recited in the rejections above. In particular, Horstmann teaches the use of a corresponding translation cacheable flag within an individual translation table entry (e.g., fig. 6, VB=0; col. 7, lines 6-8; col. 11, lines 34-36) in order **to flush the individual table entry in accordance with the corresponding translation cacheable flag (e.g. col. 11, lines 25-35; col. 4, lines 30-34).** According to col. 11, lines 25-35, Horstmann teaches flushing the individual translation entry by comparing the requested virtual address in accordance with each valid entry having its corresponding translation cacheable flag set (i.e., valid bit status set) within the CAM but not an invalid entry which having its corresponding translation cacheable flag reset. Also, Horstmann, col. 11, lines 25-35, teaches flushing the individual translation entry in accordance with the corresponding translation cacheable flag of that entry being reset. Horstmann does not explicitly show the use of protection in the translation table entries. Watkins (e.g., col. 4, lines 41-45; col. 7, lines 55-64) shows the use of protection translation table entries. It

would have been obvious to one of ordinary skill in the art at the time the invention was made to have protection bits of Watkins into the translation table entries of Horstmann because it would provide protection of read only memory pages, thereby increasing data security from unwanted writing.

11. In the remarks, the applicant argued that there is no teaching or suggestion in the prior art to arrive at the applicant's claimed invention.

In response to applicant's argument that there is no suggestion to combine the references, the examiner recognizes that obviousness can only be established by combining or modifying the teachings of the prior art to produce the claimed invention where there is some teaching, suggestion, or motivation to do so found either in the references themselves or in the knowledge generally available to one of ordinary skill in the art. See *In re Fine*, 837 F.2d 1071, 5 USPQ2d 1596 (Fed. Cir. 1988) and *In re Jones*, 958 F.2d 347, 21 USPQ2d 1941 (Fed. Cir. 1992). In this case, Horstmann shows the invention substantially as claimed, an apparatus, comprising: a storage device which stores translation table entries for virtual to physical address translations (e.g., col. 3, lines 54-60), and a mechanism which **flushes individual translation table entry stored in the storage device in accordance with a corresponding translation cacheable flag (i.e., valid bit) (e.g. col. 4, lines 30-34, col. 11, lines 25-35) included in the individual translation table entry (e.g., fig. 6, VB=0; col. 7, lines 6-8; col. 11, lines 34-36).**

Horstmann does not explicitly show the use of protection in the translation table entries. Watkins (e.g., col. 4, lines 41-45; col. 7, lines 55-64) shows the use of protection translation table entries. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have protection bits of Watkins into the translation table entries of Horstmann because it would provide protection of read only memory pages, thereby increasing data security from unwanted writing.

12. Because the applicant does not seasonably traverse the well-known statement as recited in the previous office Action during examination, then the object of the well-known statement is taken to be admitted prior art.

13. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

Art Unit: 2186

the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

14. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

a) Liedtke (6260130) shows the use of TLB with valid field and restricted access;

15. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Denise Tran whose telephone number is (703) 305-9823. The examiner can normally be reached on Monday, Thursday, and an alternate Wed. from 8:30 a.m. to 6:00 p.m..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (703) 305-3821. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 7467-239 for Official communications, (703) 746-7240 for Non Official communications, and (703) 746-7238 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

DT
D.T.
Feb. 20, 2003



MATTHEW KIM
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100